Marks: 80

6

## **Duration: 3 hours**

- N.B. (1) Question No. 1 is **COMPULSORY**.
  - (2) Answer ANY THREE questions from Q.2 to Q.6
  - (3) Use of Statistical Tables permitted.
  - (4) Figures to right indicate full marks.
- Que. 1 a. Show that the following quadratic form  $6x^2 + 3y^2 + 3z^2 4xy 2yz + 4zx$  is positive definite
  - b. Find the extremal of  $\int_{x1}^{x2} \sqrt{1 + (\frac{dy}{dx})^2} dx$
  - c. Find a unit vector orthogonal to the vectors (1,1,1) and (0,1,1,).
  - d. Evaluate  $\int_0^{1+i} \overline{Z} dz$  along the real axis from z=0 to z=1

then vertically to 1 + i.

- Que. 2 a. Find the extremal of  $\int_0^{\frac{\pi}{2}} (y'^2 y^2 + 2xy) dy$  with y(0) = 0 6  $y(\frac{\pi}{2}) = 0$ .
  - b. In a normal distribution 30% of the items are below 35 and 10% of the items are 6 above 60. Find the mean and standard deviation.
  - c. The lines of regression are 20x-9y-107=0 and 15x=8y+130, V(x)=16 Find the means, r, and V(y).
- Que. 3 a. In sampling a large number of parts manufactured by a machine the mean number of defectives in a sample of 20 is 2. Out of 1000 such a sample how many would you except to contain i) 3 defectives ii)less than 3 defectives.
  - b. Find the line of regression of Y on X for the following data

	X	5	6	7	8	9	10	11
D.	Y	11	714	14	15	12	17	16

c. Show that  $V=\{(x,0)/x \text{ is real}\}$  with the operations of addition and scalar multiplication defined as  $(x_1,0)+(x_2,0)=(x_1+x_2,0)$  and k(x,0)=(kx,0) is a vector space.

## Paper / Subject Code: 40621 / Engineering Mathematics - IV

- Que. 4 a. Reduce the following quadratic form  $3x^2 + 5y^2 + 3z^2 2xy 2yz + 2zx$  to canonical form also find rank signature and index.
  - b. Verify Cauchy-Schwartz inequality for U=(2,4,-3,5) and V=(3,2,3,-1)
  - c. Find all possible expansions of  $f(z) = \frac{7z-2}{z(z-2)(z+1)}$  about z = -1
- Que. 5 a. If the probability mass function of a random variable is  $f(x)=kx(1-x),\ 0\leq x\leq 1. \text{find its mean and variance}.$ 
  - b. Find the orthonormal basis by Gram-Schmidt process to (-1,1 0), (0,1,1), (1 0 1). 6
  - c. Fit a second-degree parabolic curve to the following data

X	1	2	3	4	5	6	7	8	9
Y	2	6	7	8	10	11	11	10	9

- Que. 6 a. Show that  $\{(a\ 0\ 0) \text{ such that a is real}\}\$  is subspace of  $\mathbb{R}^3$ 
  - b. Evaluate  $\oint_C \frac{(z-3)}{z^2+2z+5} dz$  where C is the circle (a) |z|=1 (b) |z+1-i|=2 (c) |z+1+i|=2
  - c. Use Rayleigh-Ritz Method to find the extremal of  $\int_0^1 (xy + \frac{1}{2}y'^2) dx \text{ given } y(0) = 1 \& y(1) = 0$

\*\*\*\*\*\*

(3 Hours) Total Mark			
N.B: (1) Question No. 1 is compulsory.			
(2) Attempt any three from the remaining quest	tions.		
(3) Figures to the right indicate full marks.			
(4) Each question is of 20 Marks.			
Egg. Egg.			
Q1. Answer ANY FOUR.			
a) List down the conditions to be fulfilled for su	accessful parallel operation of <b>05</b>		
transformers.	decession parametroperation of 03		
b) Explain torque speed characteristics of an induction	n motor. 05		
c) Whether a single phase induction motor is self-start			
d) With neat diagrams explain Dd6 and Dy1 connection			
e) Derive relation between starting torque and ful			
Induction motor.			
Q 2 a) Two three phase transformers connected in paral			
active power of 700 kW and lagging reactive power is rated at 400 KVA and has p.u. impedance of (0.0 rated at 600 KVA and has p.u. impedance of (0.0 power shared by each transformer and operating power shared by each transformer and t	3+ j0.08) while transformer 2 is 0.02+ j0.07). Determine active		
<b>b)</b> Write a short note on 'Saving of Copper in an Auto-	-transformer'. 10		
03.57			
a) Explain various power stages in an induction motor	with necessary expressions. 10		
b) A 3 phase; 4 pole; 1440 rpm; 50 Hz induction moto with per phase rotor resistance and standstill reactar respectively. When the stator is energised with rated frequency the rotor induced e.m.f. between lines is 2 power factor and torque at standstill and at full load	or has a star connected rotor nce as $0.2 \Omega$ and $1 \Omega$ d supply voltage at rated 210V. Calculate, rotor current;		
Q4 \$\text{\$\ext{\$\text{\$\}\$}}}}\$}}}}}}}}}}}}}}}}}}}}}}}}}}}}}			
a) Write a short note on 'Open Delta' connection of the	nree phase transformer. 10		
c) An 8 pole 50 Hz, three phase induction motor runs delivering full load torque. Its rotor resistance and s and $0.6 \Omega$ per phase respectively. An additional resinserted in the rotor circuit to control the speed. Cal motor will run now if full load torque remains same	at a speed of 720 rpm when stand still reactance are $0.1 \Omega$ istance of $0.5 \Omega$ per phase is lculate the speed at which the		
Q5 Z			
15915 Page 1 of 2			

a) A 220 V, 4 pole, 50 Hz split phase induction motor has following test results:

Blocked rotor	120 V	9.6 Amp.	460 Watts
test:	120 V	5.0 Amp.	+00 Watts
No load test:	220 V	4.6 Amp.	125 Watts

10

The stator winding resistance is  $1.5 \Omega$  and during the blocked rotor test, the starting winding is open. Determine the equivalent circuit parameters. Also find core, friction and windage losses.

b) Explain i) capacitor start & capacitor run and ii) shaded pole induction motor with neat diagrams.

Q 6 Write short note on ANY TWO of the following.

<b>a</b> )	Deep bar and doub	ole cage in	iduction n	notor.			10
b)	Oscillating neutral	phenome	enon in tra	nsformer.	W. T.		10
c)	Scott connection.	S. M.				AX.	10

.5915

Page 2 of 2

## Paper / Subject Code: 40623 / Digital Electronics

Note: 1. Q. no. 1 is compulsory 2. Solve any three questions from the rest 3. Make suitable assumptions wherever applicable  Q. no. 1. Answer any four a. Draw the diagram of a three input AND gate and write the truth table and logic expression. Convert (247)₁₀ in to octal and Hex equivalent. b. Explain what DCTL logic family is? d. Realize a half adder logic circuit using gates. b. What is a latch? Explain.  Q. No. 2. a. Perform the following subtraction using 2's complement method. i. 01000-01001 ii. 01100-00011 b. Write short note on characteristics of digital IC.  Q.No. 3 a. Explain the TTL logic with the help of TTL NAND gate realization. b. Minimize the four variable logic function using K map f(A,B,C,D)=ABCD + ĀBCD + ĀBC + ĀBD + AC + ABC + B  Q. No. 4 a. Minimize the following logic function and realize using NAND and NOR gate f(A,B,C)=Σm(0,1,4,6,8) b. Design a 6 bits binary to BCD converter using multiplexer.  Q. No. 5 a. Write short note on J-K master slave Flip flop. b. Design a three bits asynchronous binary counter using flip flop.  Q. No. 6 Write short not on any 2 i. A 3 bit R-2R D/A converter	Duration: 3hrs Total	Marks: 8
2. Solve any three questions from the rest 3. Make suitable assumptions wherever applicable  Q. no. 1. Answer any four Q. no. 1. Answer any four D. Convert (247) <sub>10</sub> in to octal and Hex equivalent. Explain what DCTL logic family is? Realize a half adder logic circuit using gates. What is a latch? Explain.  Q. No. 2. Perform the following subtraction using 2's complement method. i. 01000-01001 ii. 01100-00011 b. Write short note on characteristics of digital IC.  Q.No.3 a. Explain the TTL logic with the help of TTL NAND gate realization. D. Minimize the four variable logic function using K map (10) E(A,B,C,D)=ABCD + ĀBCD + ĀBC + ĀBD + AC + ABC + B  Q. No. 4 a. Minimize the following logic function and realize using NAND and NOR gate (10) f(A,B,C)=Σm(0,1,4,6,8) b. Design a 6 bits binary to BCD converter using multiplexer.  Q. No. 5 a. Write short note on J-K master slave Flip flop. b. Design a three bits asynchronous binary counter using flip flop. Q. No. 6 Write short not on any 2	Note: 1 O no 1 is compulsory	
3. Make suitable assumptions wherever applicable  Q. no. 1. Answer any four a. Draw the diagram of a three input AND gate and write the truth table and logic expressio b. Convert (247) <sub>10</sub> in to octal and Hex equivalent. c. Explain what DCTL logic family is? d. Realize a half adder logic circuit using gates. e. What is a latch? Explain.  Q. No. 2. a. Perform the following subtraction using 2's complement method. i. 01000-01001 ii. 01100-00011 b. Write short note on characteristics of digital IC.  Q.No. 3 a. Explain the TTL logic with the help of TTL NAND gate realization. b. Minimize the four variable logic function using K map (10) f(A,B,C,D)=ABCD + ABCD + ABC + ABD + AC + ABC + B  Q. No. 4. a. Minimize the following logic function and realize using NAND and NOR gate f(A,B,C)=\(\Sigma\mathbb{m}(0,1,4,6,8)\) b. Design a 6 bits binary to BCD converter using multiplexer.  (10)  Q. No. 5 a. Write short note on J-K master slave Flip flop. b. Design a three bits asynchronous binary counter using flip flop. (10)  Q. No. 6  Write short not on any 2		X
Q. no. 1. Answer any four a. Draw the diagram of a three input AND gate and write the truth table and logic expression. Convert $(247)_{10}$ in to octal and Hex equivalent. b. Explain what DCTL logic family is? d. Realize a half adder logic circuit using gates. b. What is a latch? Explain.  Q. No. 2. a. Perform the following subtraction using 2's complement method. i. 01000-01001 ii. 01100-00011 b. Write short note on characteristics of digital IC.  Q.No.3 a. Explain the TTL logic with the help of TTL NAND gate realization. b. Minimize the four variable logic function using K map (10) $f(A,B,C,D)=ABCD+ABCD+ABCD+ABCD+ABC+ABD+AC+ABC+B$ Q. No. 4. a. Minimize the following logic function and realize using NAND and NOR gate $f(A,B,C)=\Sigma m(0,1,4,6,8)$ b. Design a 6 bits binary to BCD converter using multiplexer.  (10)  Q. No. 5 a. Write short note on J-K master slave Flip flop. b. Design a three bits asynchronous binary counter using flip flop. (10)  Q. No. 6  Write short not on any 2		
a. Draw the diagram of a three input AND gate and write the truth table and logic expression. Convert (247) <sub>10</sub> in to octal and Hex equivalent.  Explain what DCTL logic family is?  Realize a half adder logic circuit using gates.  What is a latch? Explain.  Q. No. 2.  a. Perform the following subtraction using 2's complement method.  i. 01000-01001  ii. 01100-00011  b. Write short note on characteristics of digital IC.  Q.No.3  a. Explain the TTL logic with the help of TTL NAND gate realization.  b. Minimize the four variable logic function using K map  (10)  c. (A,B,C,D)=ABCD + ĀBCD + ĀBC + ĀBD + AC + ABC + B  Q. No. 4.  a. Minimize the following logic function and realize using NAND and NOR gate  f(A,B,C)=Σm(0,1,4,6,8)  b. Design a 6 bits binary to BCD converter using multiplexer.  (10)  Q. No. 5  a. Write short note on J-K master slave Flip flop.  b. Design a three bits asynchronous binary counter using flip flop.  (20)  Write short not on any 2	3. Wake suitable assumptions wherever applicable	
a. Draw the diagram of a three input AND gate and write the truth table and logic expression. Convert (247) <sub>10</sub> in to octal and Hex equivalent.  Explain what DCTL logic family is?  Realize a half adder logic circuit using gates.  What is a latch? Explain.  Q. No. 2.  a. Perform the following subtraction using 2's complement method.  i. 01000-01001  ii. 01100-00011  b. Write short note on characteristics of digital IC.  Q.No.3  a. Explain the TTL logic with the help of TTL NAND gate realization.  b. Minimize the four variable logic function using K map  (10)  c. (A,B,C,D)=ABCD + ĀBCD + ĀBC + ĀBD + AC + ABC + B  Q. No. 4.  a. Minimize the following logic function and realize using NAND and NOR gate  f(A,B,C)=Σm(0,1,4,6,8)  b. Design a 6 bits binary to BCD converter using multiplexer.  (10)  Q. No. 5  a. Write short note on J-K master slave Flip flop.  b. Design a three bits asynchronous binary counter using flip flop.  (20)  Write short not on any 2	O. no. 1. Answer any four	(20)
<ul> <li>c. Convert (247)<sub>10</sub> in to octal and Hex equivalent.</li> <li>c. Explain what DCTL logic family is?</li> <li>d. Realize a half adder logic circuit using gates.</li> <li>e. What is a latch? Explain.</li> <li>Q. No. 2.</li> <li>a. Perform the following subtraction using 2's complement method.  i. 01000-01001  ii. 01100-00011  b. Write short note on characteristics of digital IC. (10)</li> <li>Q.No. 3  a. Explain the TTL logic with the help of TTL NAND gate realization.  b. Minimize the four variable logic function using K map (10)  c. Minimize the four variable logic function using K map (10)  c. (A,B,C,D)=ABCD + ĀBCD + ĀBC + ĀBD + AC + ABC + B</li> <li>Q. No. 4.  a. Minimize the following logic function and realize using NAND and NOR gate f(A,B,C)=Σm(0,1,4,6,8)  b. Design a 6 bits binary to BCD converter using multiplexer. (10)</li> <li>Q. No. 5  a. Write short note on J-K master slave Flip flop. (10)  c. Design a three bits asynchronous binary counter using flip flop. (10)  Q. No. 6  Write short not on any 2</li> </ul>		, ,
<ul> <li>c. Explain what DCTL logic family is?</li> <li>d. Realize a half adder logic circuit using gates.</li> <li>e. What is a latch? Explain.</li> <li>Q. No. 2.</li> <li>a. Perform the following subtraction using 2's complement method.  i. 01000-01001  ii. 01100-00011  ii. 01100-00011  io. Write short note on characteristics of digital IC. (10)</li> <li>Q.No. 3  a. Explain the TTL logic with the help of TTL NAND gate realization. (10)  io. Minimize the four variable logic function using K map (10)  f(A,B,C,D)=ABCD + ĀBCD + ĀBCD + ĀBD + AC + ABC + B</li> <li>Q. No. 4.  a. Minimize the following logic function and realize using NAND and NOR gate (10)  f(A,B,C)=Σm(0,1,4,6,8)  io. Design a 6 bits binary to BCD converter using multiplexer. (10)</li> <li>Q. No. 5  a. Write short note on J-K master slave Flip flop. (10)  io. Design a three bits asynchronous binary counter using flip flop. (10)</li> <li>Q. No. 6  Write short not on any 2</li> </ul>		CAPTOSSIO
1. Realize a half adder logic circuit using gates. 2. What is a latch? Explain.  Q. No. 2. 3. Perform the following subtraction using 2's complement method. i. 01000-01001 ii. 01100-00011 ii. 01100-00011 ii. Write short note on characteristics of digital IC.  Q.No. 3 a. Explain the TTL logic with the help of TTL NAND gate realization. (10) iii. Minimize the four variable logic function using K map (10) iii. Minimize the four variable logic function using K map (10) iii. Olo Minimize the following logic function and realize using NAND and NOR gate (10) iii. Olo 4. iii. Olo 5 iii. Olo 6 iii. Olo 0 i		
2. What is a latch? Explain.  Q. No. 2. a. Perform the following subtraction using 2's complement method. i. 01000-01001 ii. 01100-00011 b. Write short note on characteristics of digital IC.  Q.No.3 a. Explain the TTL logic with the help of TTL NAND gate realization. b. Minimize the four variable logic function using K map f(A,B,C,D)=ABCD + ĀBCD + ĀBCD + ĀBD + AC + ABC + B  Q. No. 4. a. Minimize the following logic function and realize using NAND and NOR gate f(A,B,C)=Σm(0,1,4,6,8) b. Design a 6 bits binary to BCD converter using multiplexer.  Q. No. 5 a. Write short note on J-K master slave Flip flop. b. Design a three bits asynchronous binary counter using flip flop.  Q. No. 6 Write short not on any 2		
Q. No. 2. a. Perform the following subtraction using 2's complement method. i. 01000-01001 ii. 01100-00011 b. Write short note on characteristics of digital IC.  Q.No.3 a. Explain the TTL logic with the help of TTL NAND gate realization. b. Minimize the four variable logic function using K map $f(A,B,C,D)=AB\bar{C}D+\bar{A}BCD+\bar{A}B\bar{C}D+\bar{A}B\bar{D}+A\bar{C}+A\bar{B}C+\bar{B}$ Q. No. 4. a. Minimize the following logic function and realize using NAND and NOR gate (10) $f(A,B,C)=\Sigma m(0,1,4,6,8)$ b. Design a 6 bits binary to BCD converter using multiplexer.  Q. No. 5 a. Write short note on J-K master slave Flip flop. b. Design a three bits asynchronous binary counter using flip flop.  Q. No. 6 Write short not on any 2		EV
a. Perform the following subtraction using 2's complement method.  i. 01000-01001  ii. 01100-00011  b. Write short note on characteristics of digital IC.  (10)  Q.No.3  a. Explain the TTL logic with the help of TTL NAND gate realization.  b. Minimize the four variable logic function using K map  f(A,B,C,D)= $AB\bar{C}D + \bar{A}BCD + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{D} + A\bar{C} + A\bar{B}C + \bar{B}$ Q. No. 4.  a. Minimize the following logic function and realize using NAND and NOR gate  f(A,B,C)= $\Sigma$ m(0,1,4,6,8)  b. Design a 6 bits binary to BCD converter using multiplexer.  (10)  Q. No. 5  a. Write short note on J-K master slave Flip flop.  b. Design a three bits asynchronous binary counter using flip flop.  Q. No. 6  Write short not on any 2	c. What is a latent. Explain.	
a. Perform the following subtraction using 2's complement method.  i. 01000-01001  ii. 01100-00011  b. Write short note on characteristics of digital IC.  (10)  Q.No.3  a. Explain the TTL logic with the help of TTL NAND gate realization.  b. Minimize the four variable logic function using K map  f(A,B,C,D)= $AB\bar{C}D + \bar{A}BCD + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{D} + A\bar{C} + A\bar{B}C + \bar{B}$ Q. No. 4.  a. Minimize the following logic function and realize using NAND and NOR gate  f(A,B,C)= $\Sigma$ m(0,1,4,6,8)  b. Design a 6 bits binary to BCD converter using multiplexer.  (10)  Q. No. 5  a. Write short note on J-K master slave Flip flop.  b. Design a three bits asynchronous binary counter using flip flop.  Q. No. 6  Write short not on any 2	O. No. 2.	
i. 01000-01001 ii. 01100-00011 o. Write short note on characteristics of digital IC. (10)  Q.No.3 a. Explain the TTL logic with the help of TTL NAND gate realization. (10) o. Minimize the four variable logic function using K map (10) $f(A,B,C,D)=AB\bar{C}D+\bar{A}BCD+\bar{A}\bar{B}\bar{C}+\bar{A}\bar{B}\bar{D}+A\bar{C}+A\bar{B}C+\bar{B}$ Q. No. 4. a. Minimize the following logic function and realize using NAND and NOR gate (10) $f(A,B,C)=\Sigma m(0,1,4,6,8)$ o. Design a 6 bits binary to BCD converter using multiplexer. (10)  Q. No. 5 a. Write short note on J-K master slave Flip flop. (10) o. Design a three bits asynchronous binary counter using flip flop. (10) $f(A,B,C)=\Sigma m(A,B,C)$ $f(A,$		(10)
ii. 01100-00011 b. Write short note on characteristics of digital IC. (10)  Q.No.3 a. Explain the TTL logic with the help of TTL NAND gate realization. (10) b. Minimize the four variable logic function using K map (10) $f(A,B,C,D)=AB\bar{C}D+\bar{A}BCD+\bar{A}B\bar{C}+\bar{A}B\bar{D}+A\bar{C}+A\bar{B}C+\bar{B}$ Q. No. 4. a. Minimize the following logic function and realize using NAND and NOR gate (10) $f(A,B,C)=\Sigma m(0,1,4,6,8)$ b. Design a 6 bits binary to BCD converter using multiplexer. (10)  Q. No. 5 a. Write short note on J-K master slave Flip flop. (10) b. Design a three bits asynchronous binary counter using flip flop. (10)  Q. No. 6 Write short not on any 2		(10)
Q.No.3 a. Explain the TTL logic with the help of TTL NAND gate realization. b. Minimize the four variable logic function using K map $f(A,B,C,D) = AB\bar{C}D + \bar{A}BCD + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{D} + A\bar{C} + A\bar{B}C + \bar{B}$ Q. No. 4. a. Minimize the following logic function and realize using NAND and NOR gate $f(A,B,C) = \sum m(0,1,4,6,8)$ b. Design a 6 bits binary to BCD converter using multiplexer. (10) Q. No. 5 a. Write short note on J-K master slave Flip flop. b. Design a three bits asynchronous binary counter using flip flop. Q. No. 6 Write short not on any 2		
Q.No.3 a. Explain the TTL logic with the help of TTL NAND gate realization. (10) b. Minimize the four variable logic function using K map (10) $f(A,B,C,D)=AB\bar{C}D+\bar{A}BCD+\bar{A}\bar{B}\bar{C}+\bar{A}\bar{B}\bar{D}+A\bar{C}+A\bar{B}C+\bar{B}$ Q. No. 4. a. Minimize the following logic function and realize using NAND and NOR gate (10) $f(A,B,C)=\Sigma m(0,1,4,6,8)$ b. Design a 6 bits binary to BCD converter using multiplexer. (10) Q. No. 5 a. Write short note on J-K master slave Flip flop. (10) b. Design a three bits asynchronous binary counter using flip flop. (10) Q. No. 6 Write short not on any 2		(10)
a. Explain the TTL logic with the help of TTL NAND gate realization. (10) b. Minimize the four variable logic function using K map (10) f(A,B,C,D)=ABCD + ĀBCD + ĀBCD + ĀBD + AC + ABC + B  Q. No. 4. a. Minimize the following logic function and realize using NAND and NOR gate f(A,B,C)=Σm(0,1,4,6,8) b. Design a 6 bits binary to BCD converter using multiplexer. (10) Q. No. 5 a. Write short note on J-K master slave Flip flop. b. Design a three bits asynchronous binary counter using flip flop. (10) Q. No. 6 Write short not on any 2	b. White short note on characteristics of digital re.	(10)
a. Explain the TTL logic with the help of TTL NAND gate realization. (10) b. Minimize the four variable logic function using K map (10) f(A,B,C,D)=ABCD + ĀBCD + ĀBCD + ĀBD + AC + ABC + B  Q. No. 4. a. Minimize the following logic function and realize using NAND and NOR gate f(A,B,C)=Σm(0,1,4,6,8) b. Design a 6 bits binary to BCD converter using multiplexer. (10) Q. No. 5 a. Write short note on J-K master slave Flip flop. b. Design a three bits asynchronous binary counter using flip flop. (10) Q. No. 6 Write short not on any 2		
to. Minimize the four variable logic function using K map $ f(A,B,C,D) = AB\bar{C}D + \bar{A}BCD + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{D} + A\bar{C} + A\bar{B}C + \bar{B} $ Q. No. 4.  a. Minimize the following logic function and realize using NAND and NOR gate (10) $ f(A,B,C) = \Sigma m(0,1,4,6,8) $ b. Design a 6 bits binary to BCD converter using multiplexer. (10)  Q. No. 5  a. Write short note on J-K master slave Flip flop. (10) b. Design a three bits asynchronous binary counter using flip flop. (10)  Q. No. 6 Write short not on any 2		(10)
$F(A,B,C,D) = AB\bar{C}D + \bar{A}BCD + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{D} + A\bar{C} + A\bar{B}C + \bar{B}$ Q. No. 4.  a. Minimize the following logic function and realize using NAND and NOR gate (10) $f(A,B,C) = \Sigma m(0,1,4,6,8)$ b. Design a 6 bits binary to BCD converter using multiplexer. (10)  Q. No. 5  a. Write short note on J-K master slave Flip flop. (10)  b. Design a three bits asynchronous binary counter using flip flop. (10)  Q. No. 6  Write short not on any 2		
<ul> <li>Q. No. 4.</li> <li>a. Minimize the following logic function and realize using NAND and NOR gate (10) f(A,B,C)=Σm(0,1,4,6,8)</li> <li>b. Design a 6 bits binary to BCD converter using multiplexer. (10)</li> <li>Q. No. 5</li> <li>a. Write short note on J-K master slave Flip flop. (10)</li> <li>b. Design a three bits asynchronous binary counter using flip flop. (10)</li> <li>Q. No. 6</li> <li>Q. No. 6</li> <li>Write short not on any 2</li> </ul>		(10)
<ul> <li>a. Minimize the following logic function and realize using NAND and NOR gate (10) f(A,B,C)=Σm(0,1,4,6,8)</li> <li>b. Design a 6 bits binary to BCD converter using multiplexer. (10)</li> <li>Q. No. 5</li> <li>a. Write short note on J-K master slave Flip flop. (10)</li> <li>b. Design a three bits asynchronous binary counter using flip flop. (10)</li> <li>Q. No. 6</li> <li>Write short not on any 2</li> </ul>	I(A,B,C,D) = ABCD + ABCD + ABC + ABD + AC + ABC + B	Y
<ul> <li>a. Minimize the following logic function and realize using NAND and NOR gate (10) f(A,B,C)=Σm(0,1,4,6,8)</li> <li>b. Design a 6 bits binary to BCD converter using multiplexer. (10)</li> <li>Q. No. 5</li> <li>a. Write short note on J-K master slave Flip flop. (10)</li> <li>b. Design a three bits asynchronous binary counter using flip flop. (10)</li> <li>Q. No. 6</li> <li>Write short not on any 2</li> </ul>		
f(A,B,C)=Σm(0,1,4,6,8) b. Design a 6 bits binary to BCD converter using multiplexer.  Q. No. 5 a. Write short note on J-K master slave Flip flop. b. Design a three bits asynchronous binary counter using flip flop.  Q. No. 6  Write short not on any 2  (10)		(10)
p. Design a 6 bits binary to BCD converter using multiplexer.  Q. No. 5  a. Write short note on J-K master slave Flip flop.  b. Design a three bits asynchronous binary counter using flip flop.  Q. No. 6  Write short not on any 2  (10)		(10)
Q. No. 5 a. Write short note on J-K master slave Flip flop. b. Design a three bits asynchronous binary counter using flip flop.  Q. No. 6 Write short not on any 2  (10)		(10)
a. Write short note on J-K master slave Flip flop.  (10)  Design a three bits asynchronous binary counter using flip flop.  (20)  Write short not on any 2	b. Design a 6 bits binary to BCD converter using multiplexer.	(10)
a. Write short note on J-K master slave Flip flop.  (10)  Design a three bits asynchronous binary counter using flip flop.  (20)  Write short not on any 2		
<ul> <li>Design a three bits asynchronous binary counter using flip flop. (10)</li> <li>Q. No. 6</li> <li>Write short not on any 2</li> </ul>		(10)
Q. No. 6 Write short not on any 2		
Write short not on any 2	b. Design a three bits asynchronous binary counter using flip flop.	(10)
Write short not on any 2		
		(20)
i. A 3 bit R-2R D/A converter		
ii. Dual slope A/D converter		
iii. Classification of memory	iii. Classification of memory	

16485 Page 1 of 1

Time: 3 Hour	Max. Marks: 80
Q1.	Solve any o5 4 marks each
a	Show the turn-on process of SCR using waveform and explain in short.
b	What are the advantages of using PWM rectifier?
c	How the silicon-carbide devices are different than normal silicone devices?
d	Compare VSI and CSI
e	Where the DC-DC converters are used.
f	How Snubber circuit protects semiconductor switches
g	How heat sink is selected?
J	
Q2.	Solve any two out of three 10 marks each
	Why the gate driver circuit is required? Draw a Bootstrap and isolated gate driver
A	(block diagram or circuit diagram)
D	Explain working of buck-boost converter. Draw waveforms and derive equation to
В	calculate output voltage
C	Compare single phase half bridge inverter and full bridge inverter (any five points)
Q3.	Solve any Two out of Three 10 marks each
A	Defined different performance parameters of single-phase bridge inverter.
$\mathbf{B}^{\gamma}$	Explain gate triggering techniques of SCR.
	Describe the working of three phase bridge Inverter for 180° conduction mode and
%, C	draw the gating signals and phase voltages.
Q4.	Solve any Two out of Three 10 marks each
60	Draw the circuit diagram for a Boost dc to dc converter. Explain the functioning
A	and draw the following waveforms (i) Inductor voltage; (ii) Inductor current; (iii)
	Capacitor current; (iv) Capacitor voltage and (v) Switch current.
B S	Explain any two voltage commutation techniques for SCR.
C S	Explain different PWM techniques with appropriate waveforms.
Q5.	Solve any Two out of Three 10 marks each
	Draw waveforms and explain single phase controlled rectifier diving R-L load with
A S	and without freewheeling diode.
B	Explain working of SCR and V-I characteristics of it.
C	Explain different PWM techniques with appropriate waveforms.
Q6.	Solve any Two out of Three 10 marks each
A S	Compare power BJT, MOSFT and IGBT
B B	Explain working of SCR and V-I characteristics of it.
C	Explain Turn-ON techniques of SCR.

\*\*\*\*\*

Time: 3 Hrs Marks: 80

## Note:

- Question No.1 is compulsory.
- Solve **ANY THREE** questions from the **remaining** five questions.
- Figure to the right indicates full marks.
- Assume suitable data wherever required, but justify the same.

			Marks
Q. 1		Attempt any four from the following. (Each 5 marks)	20
	a)	Compare the characteristics and performance of different energy sources for EV application.	
	b)	What is the need and importance of electric vehicle?	
	c)	Describe the concept of "Hybridness" and classify the HEV based on hybridness.	
	d)	State and explain the vehicle to grid and grid to vehicle operation in electric vehicle technology	
	e)	Explain the performance parameter of the motors used in Electric vehicle	AND THE PROPERTY OF THE PROPER
Q2	a)	Illustrate the historical background of EV / HEVs technology in brief. Also describe the current scenario of EV technology along with technology challenges associated it.	(10)
	<b>b</b> )	Describe the power flow scenario in a Parallel Hybrid and Series-Parallel Hybrid electric drive-train topologies. Also explain different modes of operation for both types of HEV	(10)
Q.3	a)	Draw and explain the ideal traction energy source (power plant) characteristic used in EV/HEVs.	(6)
	b)	State and define the key battery parameters (i) Battery capacity (ii) C rate (iii) SoC (iv) DoD (v) Specific Energy (vi) Energy Density. What are the different battery charging modalities adopted for EV?	(6)
	c)	Explain each one in brief and also elaborate on standards adopted for the same worldwide.	(8)
Q4.	a)	Enlist the different architectures of hybrid electric drive train and explain the series hybrid electric drive train.  Describe in detail all modes of operation for series-parallel hybrid	(10)
	b)	vehicle.  Describe the design parameters of the ICE and motors in series hybrid	(10)
Q5.	a)	drive.  Compare and differentiate between the battery electric vehicle	(10)
	b)	(BEV), hybrid electric vehicle (HEV), and plug in HEV (PHEV) technologies.	(10)
Q6.	a)	Explain the two quadrant operation of chopper dc motor drive with suitable waveforms for electric vehicle.	(10)
S. Mark	b)	Explain fuel cell and flywheel as energy source element in electrical and hybrid electric vehicle.	(10)

\*\*\*\*\*